Abstract-Unprecedented expansion of native dc powered equipment (LEDs, computers, and consumer electronics) has increased commercial and residential dc electricity usage over the past decade. Thus, it is foreseeable that hybrid ac/dc buildings featuring both ac and dc infrastructures will coexist. A hybrid ac/dc building will involve an efficient centralized rectifier that supplies all the dc loads, while legacy ac loads will remain connected to the existing ac infrastructure. This paper explores the opportunity of harmonic mitigation at distribution level in small hybrid ac/dc building by using a centralized power factor corrector (PFC) with large bandwidth. The current reference generator for the harmonic mitigation function (HMF) is explained along with power considerations. The PFC uses a proportional resonant controller, instead of a PI controller, without requiring additional sensors in the rectifier. A computationally inexpensive implementation of the phase-locked loop is also proposed along with considerations on parameter selection. The proposals provide all the steps for the straightforward control design of the PFC+HMF with fast calculations. The HMF requires only software modifications in the PFC and one sensor to measure the nonlinear load. Simulation and experiments validate the proposed procedures.
I. INTRODUCTION
T HE increase in dc electricity usage is putting even more pressure on a century-old ac power infrastructure. In the present ac building as the one depicted in Fig. 1 , dc loads such as LED lighting, compact fluorescent lamps, electric vehicles (EVs), and computers require individual ac/dc rectifiers that result in increased cost and lower efficiency. As more and more loads are native dc loads, a transition to dc buildings and houses is expected [1] , [2] . In dc buildings and houses, an efficient centralized rectifier supplies all the dc loads. The advantages of replacing the unnecessary individual rectifiers with a centralized rectification include higher efficiency, lower costs, higher reliability, smaller footprint, and better power quality.
It is foreseeable a long period of hybrid ac/dc buildings in which the ac and dc infrastructures coexist and complement each other [1] . This situation is depicted in Fig. 2 , where the dc loads are connected directly to the new dc infrastructure and legacy ac loads are connected to the already existing infrastructure. As legacy ac loads normally comply with electrical regulations, the distribution system harmonics have reduced, but further improvements can be achieved for congested areas. Also, power quality is deteriorating quickly with the increasing penetration of nonlinear loads [3] . The increasing utilization of nonlinear loads in today's homes is a growing concern for utility companies due to the degrading power quality [4] . To maintain good power quality, more strict regulations on the nonlinear loads and development of means to compensate the distribution system harmonics are needed [3] . Unlike the industrial loads in a medium-voltage network, the nonlinear loads in the low-voltage distribution are highly distributed [3] . Lump harmonic compensation using passive filters or centralized active power filters at a few locations is difficult [5] and distributed compensation could be a better solution [6] , [7] . Power converters of renewable energy systems (wind and solar) can be used for harmonic compensation [3] , [4] , using the available volt-ampere when not operating at full capacity. However, this solution is only possible where the renewable resource is available.
In North America, center-tapped transformers convert one distribution phase to a split-phase 120/240 V in small buildings (residential and light commercial) [8] , [9] . The centralized rectifier in Fig. 2 comprises a single-phase power factor correctors (PFCs) followed by an isolated dc/dc converter. Single-phase PFCs rectify the input ac voltage with sinusoidal ac currents and unity power factor. The most well-known topologies for singlephase PFCs are boost, bridgeless, and semibridgeless [10] , [11] . An elevated switching frequency (tens to hundreds kilohertz) enables filter size to be reduced and power density to be increased [12] , [13] , while improving the dynamic response of the converter. The isolated dc/dc stage (e.g., LLC resonant converter or phase-shifted ZVS topology) [11] blocks the common mode voltage and provides the final dc output voltage. Despite the potential of single-phase PFCs to improve power quality, there are only a few references exploring the possibility of the single-phase PFC dealing with harmonics [14] - [16] . This is because the harmonic mitigation function (HMF) requires active power transfer to the dc load as will be discussed in this paper. In [14] , a technique was used for telecom parallel rectifiers combining PFCs with diode bridges. The PFCs compensate the harmonics generated by the diode bridges while supplying the load.
Considering the progressive and general transition to hybrid ac/dc buildings and the large bandwidth available in the centralized PFC, this paper explores the opportunity for harmonic mitigation in the distribution system. This useful function, conceptually depicted in Fig. 2 , was not considered in any of the previous works on PFC described above. The paper presents the control design for a PFC with HMF (PFC+HMF). The proposed control design is based on three main subsystems: current reference generator for the HMF, PR controller for the current reference tracking, and efficient phase-locked loop (PLL) implementation.
The proposed current reference generator for the HMF obtains information from measuring the nonlinear current and determines the PFC current reference needed for mitigating the harmonics in the system. The operation is explained along with its limitations and power considerations.
The control loop for the proposed PFC+HMF uses a proportional resonant (PR) controller, which is discussed in detail, to effectively track the proposed HMF. PFCs usually employ PI controllers [17] that produce a phase delay when tracking a sinusoidal reference [18] . Controlling the grid current directly [19] , [20] by using a PR controller enables tight tracking of sinusoidal signals at the resonance frequency with no phase error [21] . Parallel PR controllers [22] - [24] allow tracking references at multiple frequencies at the expense of increased computations.
Considerations on the implementation of the PR controller were explained in [21] , [24] , and [25] , and tuning procedures in [18] , [26] , and [27] . The proposed PFC+HMF uses a PR controller which guarantees fast and accurate tracking of the current reference without requiring additional sensors in the PFC. Considerations on discretization and parameter tuning of the PR controller are provided.
One more important element addressed in this paper is the PLL implementation for the PFC+HMF. Single-phase PFCs requires a PLL for synchronization with the voltage at the point of common coupling (PCC). PLLs based on adaptive filtering are now widely used: SOGI-PLL [28] , [29] and the SOGI-FLL [28] . This paper proposes and computationally inexpensive implementation of the SOGI-PLL and parameter tuning considerations are also provided.
The elevated switching frequency puts high requirements for the DSP and efficient control algorithms should be proposed. The proposals in the paper provide all the steps for the straightforward control design of the PFC+HMF with fast calculations. The proposed HMF scheme allows moderate nonlinear loads to be compensated at low cost, with only software modification and one current sensor for the nonlinear load.
This paper is organized as follows: the current reference generator for the HMF in the hybrid ac/dc building is explained in Section II. Section III describes the utilization of PR controllers in PFC rectifiers. Section IV explains considerations on the implementation of the PR controller. Section V describes the efficient implementation of SOGI-PLL. Simulation and experimental results are shown in Sections VI and VII, respectively. Finally, Section VIII concludes the paper.
II. HARMONIC MITIGATION IN SMALL HYBRID AC/DC BUILDINGS USING PFC
The proposed HMF in the small hybrid ac/dc building is constrained by the unidirectionality of the diodes in the PFC rectifier. Hence, the PFC current must have the same sign as the voltage.
A. Current Reference Generator for the Harmonic Mitigation Function
In order to obtain the current reference for the HMF i * P F C , the nonlinear load current i N L is sensed. As the PFC rectifier is unidirectional, the necessary PFC current reference i * P F C added to the nonlinear load current i N L should result in a sinusoidal current waveform i P C C at the PCC. For each fundamental semicycle T n /2, the nonlinear current i N L is measured along with its phase angle φ N L . The delimitation of each fundamental semicycle T n /2 is implemented by synchronizing with the zero-crossing of the PLL output, which is a noise-free signal that corresponds to the fundamental voltage. The PFC current reference needed to absorb the nonlinear current is Thus,Î P C C corresponds to the largest value of the ratio i N L /sin(φ N L ) for each semicycle (see Fig. 3 ). This corresponds to the tangent point, with amplitudeȊ N L and phaseφ N L . The PCC current will be sinusoidal with amplitude equal toÎ P C C in phase with the PCC voltage v n = √ 2V n sin(ω n t), which is assumed to be perfectly sinusoidal for the sake of simplicity. It can be seen in Fig. 3 that i * P F C (t) is positive for the positive PCC voltage (proportional to i P C C ), fulfilling the condition of unidirectionality in the PFC diodes.
B. Harmonic Composition Analysis
For the harmonic composition analysis, it is assumed that the tangent pointȊ N L is close to the maximum pointÎ N L sô Fig. 3 ). The harmonic composition of the nonlinear current is as follows:
The first term of (3), fundamental current in phase with the PCC voltage, corresponds to the active power P N L = V n I N L1 cos(φ N L1 ). The second term of (3), fundamental current in quadrature with the PCC voltage, corresponds to the reactive power Q N L = −V n I N L1 sin(φ N L1 ). Finally, the last term of (3) corresponds to the harmonic current i N Lh . Substituting (3) into (1), the harmonic composition of PFC rectifier current reference is as follows:
The second term of (4), fundamental PFC current in quadrature with the PCC voltage, is to compensate the reactive power produced by the nonlinear load (Q N L ) so the reactive power produced by the PFC is Q * P F C = −Q N L . The third term of (4) cancels the harmonic currents produced by the nonlinear load (i N Lh ) so that the harmonic current produced by the PFC is i * P F C h = −i N Lh . These two cancellation terms are the usual ones in single-phase active filters. However, the PFC rectifier, because of its unidirectionality, must consume active power P P F C 1 = V n I * P F C 1 in order to perform the compensation. This requirement corresponds to the first term of (4), defined as √ 2I * P F C 1 , which is fundamental PFC current in phase with the PCC voltage. Substituting the definitions of the crest factor (CF = I peak /I rms ) and the total THD of the load current, the required fundamental PFC current is
According to (5), the required current I * P F C 1 increases with the fundamental current, the harmonic content (CF and T HD), and, finally, the displacement power factor (DP F = cos(φ N L1 )) of the nonlinear load. It is clear that this scheme only makes sense when the required active power P P F C 1 is useful. The active power consumed by the PFC rectifier is determined by the closed-loop control of the dc-link capacitor voltage. If the power requested by the PFC rectifier load is lower than the minimum power P P F C 1 , the compensation scheme is not possible.
It is also clear that in order to permanently fulfill this condition, the presence of permanently connected dc loads is necessary. Examples of permanently connected loads are fridges and HVAC for small residential buildings, and servers, showcase lights, and parking lights for small commercial buildings. These loads maybe be smaller at night, but it is expected that the amount of harmonic current will also be smaller. This limitation is analogous to that of the power converters of renewable energy systems (wind and solar), which require not operating at full capacity in order to have available volt-ampere for harmonic compensation. The limitations in the HMF can be overcome by the low cost and widespread use of the proposed scheme. As with incentives to promote renewable energy systems, policies regarding the financial compensation for dc building owners who participate in the harmonic compensation could be developed.
The proposed current reference generator for the HMF is fully consistent with the harmonic content analysis explained in [14] , which uses the harmonic reference generator from [30] . This analysis considers symmetrical nonlinear loads (φ N L ≈ 90
• − φ N L1 ), which allows further simplification in (5) to obtain the value of the fundamental PFC current.
C. Stability Considerations
It can beseen in (4) that the current reference to the PFC corresponds to the reactive power and all the harmonics of the nonlinear load plus a fundamental component. The current reference generator for the HMF is a feedforward procedure that corresponds to the load detection method widely employed in shunt active power filters [31] , [32] . This procedure is appropriate when the nonlinear loads behave as current sources where the parallel inductance is much larger than the grid inductance [33] . In the shunt active power filter, the fundamental component is needed for compensating the converter losses. In the PFC, the fundamental component is required because of the PFC unidirectionality. Stability consideration for the load detection algorithm can be found in [33] and [34] .
Harmonic compensation in closed loop [35] , [36] uses the grid current i P C C as control variable. The slow dc-link voltage control generates the sinusoidal reference i ref P C C . The compensation is slow, but it is accurate [35] and has good stability characteristics [36] . In addition, the dc-link capacitors must be large enough to cope with the power variations in the nonlinear load [36] . PFCs use electrolytic capacitors for dc link, and thus, this requirement is not constraining. Fig. 6 , explained later on, shows the block diagram for this approach in closed loop. 
III. USE OF PROPORTIONAL RESONANT CONTROLLERS IN PFC RECTIFIERS
The PFC+HMF needs to be able to track the reference signal without phase error. This is achieved by the use of a PR controller, which resonant part allows the accurate tracking of the fundamental component of the current. This section describes the principle of operation of using a PR controller with the most well-known PFC topologies and the considerations that should be taken into account.
A. Boost PFC Topology
The boost PFC topology is shown in Fig. 4 . The current reference of the boost PFC rectifier is a signal proportional to the absolute value of the PCC voltage. This signal is obtained from the PLL synchronized to the grid PCC voltage. From the control perspective, the boost PFC can be seen as a regular boost dc/dc converter with variable input voltage and variable current reference. The input signal waveforms are the absolute value of sinusoidal functions. Fig. 4 highlights the semiconductors involved during the positive half of PCC voltage. In order to use a PR controller, the sinusoidal output current is directly controlled in the closed loop. For this purpose, the following transformation is used to obtain the sinusoidal output current i P F C inferred from the inductor current and the PCC voltage:
where i L is the inductor current, v P C C is the grid PCC voltage, and sign(·) is the sign function. The current reference is a sinusoidal waveform synchronized to the PCC voltage and limited to be
where I max P F C is the PFC converter current limit. These limits force the current to be positive when the PCC voltage is positive and vice versa. The output of the PFC boost converter v P F C is related to the boost D cycle duty cycle according to
with v D C the dc-link voltage. This means that the boost PFC provides positive voltage v P F C for positive PCC voltage v P C C and vice versa. Unlike previous approaches [19] , [20] , the proposed transformations require no additional sensors to infer the value of i P F C . However, there is uncertainty in the current sign around the zero-crossing due to the nonlinear behavior of the real diodes. It is known that the low voltage around the zero-crossing is a source of distortion in the PFC current depending on the PCC voltage, current, and inductance [37] , [38] . In order to reduce the effect of the misinterpretation in the current sign at the zero-crossing, the proportional gain of the PR controller can be applied without the transformations (6)- (8) and with the current reference being a rectified sinusoidal as shown in Fig. 5(b) . In this form, the fast proportional action can correct potential errors caused by uncertainties. Compared to the PI controller, the PR controller requires only one additional integrator as it can be seen in Fig. 8 (explained later on) . In addition, the logic for selecting the proper voltage cycle (6)- (8) comprises only sign multiplications as it can be seen in Fig. 5(b) .
As depicted in Fig. 6 , the closed-loop approach of the controller employs i P C C as the control variable. Since i P C C is a measured sinusoidal variable, transformation (6) is not necessary. In addition, it is difficult to protect the PFC converter as the current is not indirectly controlled. The current reference i
calculated from the measured i P C C and (6).
When the PR controller is included in the PFC rectifier control, the overall block diagram, shown in Fig. 5(a) , is the same as that of a regular bidirectional grid-tie H-bridge [18] . This consists of two nested loops: the inner and faster for the PFC current i P F C and the outer and slower for the dc-link voltage v D C . In addition, the PFC rectifier must also produce the current reference for the HMF i * P F C explained in Section II. Hence, the total current reference for the PR controller i as shown in Fig. 5(a) . The alternating power at twice the fundamental frequency and the harmonic power will reflect in the dc-link capacitor of the PFC rectifier as dc-voltage ripple. The dc-voltage should be low-pass filtered with a dc-voltage control bandwidth below twice the line frequency so as not to interference with the current loop. The HMF will only work when the dc-link voltage is properly regulated. For high and low values of dc voltage, the compensation current reference should be progressively reduced.
B. Bridgeless and Semi-Bridgeless PFCs
Compared to the previous PFC boost topology, PFC topologies shown in Fig. 7 eliminates one diode from the line-current path reducing the conduction losses [10] . Because of the increasing pressure for better efficiencies, this bridgeless PFC topology is expected to be present in the ac/dc hybrid buildings. The topologies for the bridgeless PFC and the semibridgeless PFC [11] are shown in Fig. 7(a) and (b) , respectively. Fig. 7(a) highlights the semiconductors involved during the positive semiperiod of the PCC voltage in the bridgeless topology. The bridgeless topology can be viewed as a full-bridge active rectifier, in which the upper switches have been removed because they are redundant when only unidirectional power flow is required. The current circulating through the converter inductor is the same as the grid current and a PR controller can be used to control it. Fig. 7(b) highlights the semiconductors involved during the positive semicycle of the PCC voltage in the semibridgeless PFC. Two slow diodes have been added to clamp the output ground to the ac source terminals, and an additional inductor is needed for each half of the PCC voltage waveform. The resulting topology consists of two boost dc/dc converters, working alternatively for the positive and negative semicycle of the grid voltage waveform. From the control perspective, the alternating boost dc/dc converters of the semibridgeless PFC rectifier also have a variable input voltage, and the current reference is the absolute value of a sinusoidal waveform. In order to use PR controllers with the semibridgeless PFC, the previous transformations and limitations (6)-(8) must be applied to reconstruct the grid current from the inductor currents and the PCC voltage.
IV. IMPLEMENTATION OF THE PR CONTROLLER
This section explains considerations on the discretization and proper tuning of the PR controller. The PR controller comprises two parts: a proportional gain and a generalized integrator (GI)
The GI has infinite gain at the resonant frequency ±ω r , which enables any phase delay to be cancelled when tracking a sinusoidal signal.
A. Discretization
This section explains considerations on discretization to prevent mismatch in the resonance frequency between the continuous and discrete implementation of the PR controller. The GI part of the PR is usually implemented using two integrators, as shown in Fig. 8(a) . The bilinear method with prewarping (Tustin method) allows the characteristics of (9) at the resonant frequency to be preserved [39] . However, the use of the zero matching method allows one additional degree of freedom in the discretized equivalent that results in [25] 
The Fig. 8(b) shows the discrete implementation of the GI. In order to avoid an algebraic loop, [21] suggest to use forward Euler for the direct integrator and backward Euler for the feedback integrator. However, in the implementation of Fig. 8(b) uses backward Euler for the direct integrator, forward Euler for the feedback integrator, and incorporates the computation unit delay explicitly. This results in the same transfer function, and it is more convenient conceptually for automatic code generation from the simulation software. The code generation tool usually generates code for the control blocks and the computation delay results from the execution. The transfer function from direct discretization of both integrators is
The resonant frequency of the PR controllers is taken from the grid frequency calculated in the PLL [24] , [40] to preserve the infinite gain at the resonant frequency. Considering that the grid frequency is always close to the rated grid frequency ω n [18] , it is proposed to use Taylor series around ω n for cos ω r T s in (10). This results in more accuracy for the same computational effort than using McLaurin series as was done in [24] and [40] . Thus, the factor C r in Fig. 8 is
The gain K z pm is selected to have the same value in the discrete and continuous domain for a critical frequency, usually DC s = ωj = 0 [39] . In order to preserve the high gain characteristic around ω r , the gain K z pm is selected to have the same bandwidth (−3 dB) in the discrete equivalent as in the continuous system. The gain of the GI(s) is −3 dB for the following frequency:
Therefore, GI(z) at z = e j ω 3 dB T s should have the same gain of −3 dB. Using the bilinear approximation e s ≈ (1 + s/2)/(1 − s/2) and neglecting small second-order terms, the gain K z pm is selected as follows:
With these considerations, the PR controller can be properly tuned to the grid frequency allowing the proper tracking of the fundamental component.
B. Parameter Tuning
The HMF requires the proper tuning of the PR controller to attain a proper bandwidth for tracking the harmonic components. The proportional gain K p of the PR controller determines the control bandwidth [21] . The GI has an effect only in the near range of the fundamental frequency [21] , its effect is neglected for the rest of the frequency spectrum and only the proportional gain K p is considered. The PWM and computation delays and the inductor resistance are also neglected and the plant is only G p (s) = 1/Ls with L the connection equivalent inductance.
The closed-loop system is as follows:
The bandwidth is ω bw = 2πf bw = K p /L and must be selected well below the switching frequency. The proportional gain K p for a bandwidth f bw ≈ f sw /10 is
This value is consistent with the suggested value of PI controllers in [41] . Considering the elevated switching frequencies (tens to hundreds kilohertz) the achieved bandwidth (kilohertz to tens of kilohertz) allows the proper tracking of the harmonic components in the HMF for the small hybrid AC/DC building.
In the following discussion, the integration time T r = K p /K r for the PR controller is defined as the ratio between the proportional and resonant gains. Assuming the same previous simplification, the transfer function relating the reference and the error is
Considering as reference input, a cosine step signal at the resonance frequency 
A conservative estimation of the settling time can be obtained by approximating the sinusoidal functions of the inverse Laplace transform of (18) to the unity. Therefore, as a simple decaying exponential with time constant with initial value (19) 
And the settling time (2%) is approximately
The settling time increases for increasing values of T r ; the estimation (21) increases for increasing values of T r until it reaches a maximum. Therefore, the estimation (21) is valid for values of T r < 500T s e −1 /π ≈ 60T s , less than this maximum where the previous approximations do not hold anymore. 
C. Stability
In the previous analysis, the PWM and computation delays and the inductor resistance were neglected. However, these parameters influence stability and should be considered. As the bandwidth was selected a decade lower than the switching frequency, the analysis can be safely done in the continuous domain. The transfer functions for the inductor, considering the resistance, and for the PWM and computation delays are, respectively
The PWM and computation delays, with duration a half and a full switching period, respectively, are approximated as a first-order system [41] . The open -loop transfer function is G cl (s) = PR(s)G delay (s)G RL (s). The conditions for stability for the previous proportional gain (16) are obtained by applying the Routh-Hurwitz criterion to the denominator of the closedloop transfer function
It is clear that condition (23 b) includes condition (23 a) and both are satisfied for T r > 3T s . Taking into account this finding and (21), a proper value is
This is ten times the time constant of G delay (s), as was proposed in [41] for PI controllers.
V. SOGI-PLL IMPLEMENTATION
The PLL enables the generation of the current reference signal and calculates the grid frequency what makes it an elemental subsystem of the PFC-HMF controller. This section explains the operation of the employed SOGI-PLL along with two algorithms that optimize the execution of the PLL. In this paper, the SOGI-PLL proposed in [29] and shown in Fig. 9 will be used for PCC voltage synchronization.
The SOGI-PLL consists of passing the PCC voltage through a bandpass and a low-pass filter. The filter is usually one SOGI section that enables the construction of a second order low-pass and a bandpass filter. The gain K is usually selected ζ = 0.707 to result in a Butteworth filter. In this paper, it is proposed that K be selected to result in a Bessel filter, ζ = 0.866, in order to better preserve the voltage waveform phase, as the Bessel filter has maximally linear phase response [42] . If the PCC voltage is very polluted, in [43] , it is proposed to use the multiple SOGI sections to increase the harmonic attenuation. In such cases, it is proposed that the coefficients of the n SOGI sections will match a higher order (2n) Bessel filter in factored form, which can be found in [42] .
The outputs of the bandpass and a low-pass filters result in two orthogonal components α and β, which are fed into a regular dq-PLL that calculates the grid frequency and phase (see Fig. 9 ). The procedure requires the application of a coordinate transformation given by
The trigonometric operations in (25) make the algorithm computationally expensive. In order to reduce the computational burden, two computationally efficient approaches are proposed:
A. CORDIC Algorithm
The CORDIC algorithm expresses the coordinate transformation matrix [44] in the following form:
In vectoring mode, the CORDIC algorithm selects angles γ i = arctan(2 i ) to rotate the vector v , qv to x-axis. The operations tan(γ i ) = 2 i can be done with simple shifts in fixed-point hardware; see details in [45] .
Hence, the CORDIC algorithm enables the calculation of the angle error arctan(qv /v ) in the PLL and the PCC voltage module |v | with low computational resources. The angle error is used in the PI controllers of the PLL, as it is shown in Fig. 9 . The PCC voltage module |v | is necessary for the dc-link voltage control, in order to enable the proper working of the PFC rectifier at different grid voltage levels.
In addition, the module |v | value can be used to compensate the reactive power produced by the x-cap of the EMI filter. The usual remedy for this problem consists of delaying the current reference [46] , and this problem worsens for light loads. Assuming that the voltage across the x-cap is approximately the PCC voltage, the consumed reactive power is Q x = v 2 P C C C x ω n with C x the total capacitance of the x-caps. Therefore, a current component in phase with qv and of module |v |C x ω n , both magnitudes estimated from the PLL, should be introduced to compensate the x-cap reactive power.
B. Iterative Implementation
The phase angle is the output of an integrator fed by the PI controller output plus the feed-forward of the rated frequency, as shown in Fig. 9 . Assuming Euler forward discretization for the integrator (27) where ω n refers to the rated frequency, which is fed-forward for fastest settling time, and u PIn is the PI controller output, which is limited for antiwindup. Hence, the coordinate transformation is
The matrix R(ω n T s ) is fixed and can be precalculated. By limiting the output u P I n < ±0.75/T s , the coordinate transformation matrix can be approximated using Taylor series
with an accuracy less than 10% using far fewer operations. The limitation in the output u PIn results in a slower response. Higher limits for u PIn can be selected by using more Taylor terms in (29) for faster response at the expense of more computations. After calculating the dq-components of the PCC voltage, the angle error must be calculated by using the arctangent function that can be approximated as a division atan2
The double integrator (system type II) of the PLL allows the ramp angle reference to be followed without steady-state error. The proportional gain and integration time are proposed to be tuned to get the optimum coefficients in the closed-loop transfer function based on the ITAE criterion (damping factor ζ = 1.6 [47] ) for a ramp input
with t s the settling time (1%), usually 100 ms for this type of PLL [18] , and f bw the bandwidth (−3 dB). Table I shows the parameters of PFC+HMF (boost topology) used in the simulations. The control blocks were modeled using MATLAB/Simulink and the semiconductor devices using PLECS. Fig. 10(a) compares the temporal response to the cosine step input when using a PR controller and a traditional PI controller. The controllers are enhanced by an input voltage feed-forward path. It is worth mentioning that back-calculation or conditionalintegration, instead of limited integration, is needed as antiwindup mechanism in the PI controller. For the PR controller, the transformations (6)-(8) are used to infer the grid current and the selected antiwindup mechanism is conditional-integration. Both controllers have the same proportional gain (16) Fig. 10 . Comparison between (a) the cosine-step responses and (b) lowfrequency spectra of PR and PI controllers (simulation results) in the boost PFC current control. The PR controllers results in faster response, power factor closer to unity, and lower harmonic content.
VI. SIMULATION RESULTS
time (24) is the same for both controllers, ten times the smallest time constant of the control plant τ = 1.5T s [41] , as explained in Section IV-B. It can be seen that the response when using the PR controller is faster. The PR controller allow to accurately track the sinusoidal reference with no delay resulting in better power factor. The small variations for the PR controller, before the cosine step input, are due to the proportional action at the zero-crossing. Finally, the use of the PR controller results in less zero-crossing distortion as shown Fig. 10(a) , and this results in lower harmonic content as shown in Fig. 10(b) . Fig. 11 shows the gain at ω −3dB (13) for the continuous case and the discrete cases at different sampling frequencies f s . The discrete cases are the proposed zero-pole mapping discretization with gain K z pm according to (14) and the usual Tustin with prewarping K z pm = sin(T s ω n )/ω n . For low switching frequencies, f s /f n < 7, the proposed gain K z pm results in overly large values and the Tustin gain in low values (and so narrower Fig. 11 . Gain of the PR controller for the continuous case, the proposed zero pole matching, and Tustin with prewarping. For moderate sampling frequencies, 7 < f s /f n < 20, the proposed gain K z p m guarantees a higher bandwidth in the discrete model. bandwidth). For these cases the gain K z pm should be calculated numerically in order to preserve the same bandwidth in the continuous and discrete cases. For moderate sampling frequencies, 7 < f s /f n < 20, the proposed gain K z pm guarantees a higher bandwidth in the discrete model. For high sampling frequencies, f s /f n > 20, the differences between the three cases are indistinguishable as expected. Fig. 12 compares the tracking error of the cosine step input when using a PR controller for the exact model, the approximation according to (18) , the approximation (18) neglecting the third order term, and finally the approximation according to (20) . The settling times (2%) for the different cases are 39, 38, 35, and 70 ms, respectively. Hence, the model according to (18) is very accurate, even when neglecting the third order term. Because of the simplifications, the model according to (20) leads to a very conservative estimation (21) , as stated in its derivation in Section IV-B, which is simple to calculate and does not require simulations. Fig. 13 compares phase tracking of SOGI-PLL with and without the simplifications proposed in Subsection V. The PCC voltage is polluted with a fifth harmonic component (10% amplitude) and, after one cycle, there is a step increase in the PCC voltage frequency of 10%. It can be seen that the voltage phase is properly tracked by the SOGI-PLL with simplifications. As expected, the reduction in the number of computations increases the response time from 17.9 to 26 ms for 1% phase error. The following Figs. 14-17 show the behavior of the overall systems, comprising the nonlinear load and the PFC+HMF. For more clarity, as the dc-voltage loop results in slow dynamics, the simulations are conducted assuming constant dc-voltage and considering only the current control. In addition, the average output of the PFC magnitudes is shown, the switching ripple would be superimposed. Fig. 14 shows the activation of the HMF after two fundamental cycles. The nonlinear load has a crest factor CF = 1.8 and the reference current i v D C P F C of the PFC+HMF (see Fig. 5 ) is 100% the rated current. Before the activation of the HMF, the PCC current has an unacceptable T HD P C C = 11%, which it is later reduced to T HD P C C = 1.4%, fully complying with the harmonic injection norms. Fig. 15 shows the behavior of the PFC+HMF when the nonlinear load starts. The reference current i v D C P F C of the PFC+HMF is 100% the rated current, and initially, the PCC current is sinusoidal with THD P C C = 0.5%. After the nonlinear load begins, the HMF also begins. The THD of the PCC current is increased to THD P C C = 1.4%, fulfilling the norms with a wide margin. Fig. 16 shows the behavior of the overall system for a step change in the reference current i v D C P F C of the PFC+HMF from 50% to 100% the rated current. Initially, the PCC current has a THD P C C = 4.1% and, after the PFC+HMF load steps, it has a THD P C C = 1.4%. Fig. 17 shows the behavior of the PFC+HMF for a nonlinear load with a displacement factor of DPF N L = 0.9. It can be seen that the PCC current is in phase with the PCC voltage, so that the DPF P C C ≈ 1. The PCC current has a THD P C C = 1.4%. Therefore, for this particular nonlinear waveform, the PFC+HMF is able to fully compensate the reactive power as the conditions explained in Section II are fulfilled. Fig. 18(a) shows the behavior of the PFC+HMF when the dc-link voltage control loop is present. Without the HMF, there is a PCC current with THD P C C = 20%. The activation of the HMF begins after three line cycles, and the PCC current has THD P C C = 1.7%, a little higher than previously due to the presence of the DC-link voltage ripple. Fig. 18(b) shows the lowfrequency spectra for the i P C C with and without HMF. It can be seen that all the low-frequency harmonics were conveniently reduced. Finally, Fig. 19(a) shows the behavior of the PFC with the HMF in closed loop as explained in Subsection II-C. As expected the response is slower, it can be see it takes more cycles to achieve THD P C C = 1.8% almost the same final as in the previous case. Fig. 19(b) shows the low-frequency spectra for the i P C C with and without HMF in closed loop. For this case, all the low-frequency harmonics are also reduced. Fig. 20 shows the setup used for the experiments. The parameters of the boost PFC+HMF are the same as those shown in Table I for the simulations. All the algorithms were performed using a DSP (C2000 family by Texas instruments), which was programmed in C. Fig. 21(a) shows the response in the time domain to the sinusoidal reference when using the PR controller and Fig. 21(b) the low-frequency spectrum. Fig. 21 also shows a detailed view of the zero-crossing. The zero-crossing departs from Fig. 10 because of the unmodeled nonlinearities. This results in an increased harmonic content, yet fulfilling the norms, especially in the third harmonic as it can be seen in Fig. 21(b) .
VII. EXPERIMENTAL RESULTS
Figs. 22-28 show the same experiments as were performed in the previous simulations (see Fig. 14-18 ). The current ripple in the experiments is negligible because of an additional high-frequency filter in the prototype. The experimental results are in close agreement with the previous simulation results. Fig. 22 shows the overall system behavior upon the activation of the HMF. The nonlinear load has a crest factor CF = 1.8 and the reference current i v D C P F C of the PFC+HMF (see Fig. 5 ) is 100% the rated current. Before the activation of the HMF, there was a THD P C C = 17.75%, which later was reduced to be THD P C C = 1.66%. Fig. 23 shows the behavior of the PFC+HMF, when the nonlinear load starts. The PFC+HMF load is 100% the rated current and the PCC current presents a THD P C C = 2.25%, which is partially due to the zero-crossing distortion. After the nonlinear load begins, the PCC current lowers the THD (= 1.74%) due to the increase in the fundamental component. Fig. 24 shows the transition for a step change in the reference current i v D C P F C of the PFC from 50% to 100% the rated current. Initially, the PCC current THD is THD P C C = 2.19% and, after the PFC load step, it is THD P C C = 1.62%. Fig. 25 shows the HMF of the PFC in the face of a nonlinear load with displacement factor different from unity. The PFC+HMF puts the PCC current in phase with the PCC voltage with THD P C C = 1.87%.
The low-frequency spectra of the grid current at the PCC i P C C are shown in Figs. 26 and 27, for half and full power consumption in the PFC, respectively. It can be seen that the HMF works in both cases with better THD for higher load as expected.
Finally, Fig. 28 shows the behavior of the PFC+HMF when the dc-link voltage control loop is present. The dc-voltage tran- sient lasts longer than in the previous simulation because the PI controller of the dc-voltage in the prototype has a lower bandwidth; however, this does not affect the performance of the HMF. Without the HMF, there is a PCC current with THD P C C = 24.7%. After activation of the HMF, the PCC current has THD P C C = 3.91%, which fulfills the norms, and which is higher than previously due to the presence of the dc-link voltage ripple.
VIII. CONCLUSION
The paper proposes the control design of a PFC with HMF for being employed in small hybrid AC/DC buildings. The proposed controller is comprised of a current reference generator, a PR controller, and a PLL. The current reference generator for the HMF was explained along with the limitations of the procedure. It was shown that, because of its unidirectionality, the single-phase PFC rectifier needs to consume active power for performing the HMF. The PFC rectifier used a PR controller by inferring the output current without needing additional sensors in the rectifier, which allowed proper tracking of the fundamental component. An efficient implementation for the SOGI-PLL that enables fast execution is presented. The paper provided full guidelines on obtaining all the necessary parameters for a computationally efficient control of the PFC+HMF. The experiments presented showed that the PFC+HMF is able to reduce the THD of the PCC current from THD P C C = 24.7% due to a high crest factor load to THD P C C = 3.91%, complying with the norms. The proposed scheme utilizes the installed hardware and only requires software modification and the addition of a single external sensor to measure the nonlinear load. Therefore, the proposed PFC+HMF presents an economically attractive option for reducing the harmonic production of small hybrid ac/dc buildings.
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